




# Real-Time Data Analysis Using LWA-1 Data Recorders

Christopher Wolfe

# Topics

- Overview of LWA-1 Data Recording (DR) System
- Current Observation Data Flow and Limitations
- Proposed DR enhancements
- Strategies and Limitations


# Data Recorder Overview



## UDP Packet Recorder


- Five Data Recorders per LWA station
- Each composed of a PC (DRPC) and 1 or 2 storage units (DRSUs)
- No packet reordering or processing performed
- Performance limitations
  - DRSU R/W Bandwidth
  - Network I/O ops/s
- Can record any UDP stream
  - up to 112 MiB/s
  - Up to ~150,000 IO/s

# Data Recorder Overview




- up to 112 MiB/s
  - Det. by DRSU (120 MiB/s)
  - Flash-based drives overcome limitation but are prohibitively expensive (\$15,000/DRSU)
- Up to ~150,000 IO/s
  - Det. by DP data format
  - Could reduce burden by aggregating up to jumbo frame size, but would require changes to ICD, programming

# Current Observation Data Flow



- Data recorded in real-time to DRSU

# Current Observation Data Flow



- Recorded data is transferred to external drive via copy
- (optionally) processed with LWA Software Library (LSL)
  - Channelization
  - Integration
- Duty Cycle limited to  $\frac{t_{obs.}}{t_{obs.}+t_{proc.}} < 14\%$ , (21% with no processing) [2]
- Long delay between observation and meaningful feedback
- Tedious management problem for operator / UNM

# Inspiration


## Underutilized CPU

~35-50% CPU time is spent waiting for write completion in DRX mode  
(only about 5% for TBN)



### DRX


- Network I/O
- Disk I/O
- idle



### TBN / TBW

- Network I/O
- Disk I/O
- idle


# Proposed Observation Data Flow (A)



- Purely software option




# Proposed Observation Data Flow (B/C)



- Hardware accelerated option

# Proposed Observation Data Flow



- Duty Cycle limited by # DRSUs, and effective compression ratio of processing
  - (@ 30:1 compression, 100% duty for 2.11 weeks on a single DRSU)
- Comparable HDD Cost
  - \$96/TB DRSUx2, (\$147/TB for DRSU)
  - \$50-\$80/TB USB external
- Eases data management efforts
- Analysis available sooner, etc.

# Real-time Processing Feasibility


- Underutilized CPU time
  - $T_{f,DRX} \cong 35\%$                       DRX ~ 21k IOPS
  - $T_{f,TBW} \cong 10\%$                       TBW ~ 84k IOPS
  - $T_{f,TBN} \cong 5\%$                       TBN ~ 112k IOPS
- For DRX, rate-limited by DRSU (~120-130MiB/s)
  - Data is internally moved @ ~465MiB/s
- Characterize potential
  - CPU free-time( $T_f$ ) vs. time writing( $T_w$ )
  - Upper Bound for  $T_f = 0.72 T_w$                       (w/ no overhead,  $10^6:1$  reduction)
- Implication
  - processing must consume less than  $T_f/T_w\%$  CPU time on a **single core**

# Implementation Options

	CPU-only	GPU add-in	FPGA add-in
<i>Reference</i>	DRPC	nVidia GeForce 2xx, 4xx, 5xx	Virtex 6/7 (*: XC6VLX240T)
<b>Additional HW Costs</b>	0	\$200/DR	<b>\$1800/DR</b>
<b>Additional Power</b>	5%	<b>20-120%</b>	5%
<b>GFLOPS</b>	2 to 20 (dep. on # cores used)	60 to 1800 (dep. on GPU model)	200* to 1145 (dep. on FPGA model)
<b>Watts/GFLOP</b>	~7	~1.5 to ~0.2	~0.7*
<b>RT-feasible Complexity</b>	$\leq O(N)$	$O(N \log_2 N)$ ; $N \leq 256k$ , $O(N^2)$ ; $N \leq 64$	$O(N \log_2 N)$ ; $N \leq 256k$ , $O(N^2)$ ; $N \leq 64$
<i>Largest PFB No Integration</i>	<b>8 ch, 2 taps</b>		
<i>Largest PFB 40:1 Integration</i>	<b>1k ch, 2 taps</b>	<b>256k ch, 128 taps</b>	<b>512k ch, 32 taps</b>

# FPGA Proof of Concept

(S. Vignraham's Master's Thesis)



- Demonstrated sustained throughput of 160MiB/s
  - Real world: would be rate-limited to about 120-130 MiB/s due to DRSU
- Xilinx XUPV5 (Virtex 5, LX110T; **Single lane PCI-E bus**)
- Key result: any on-the-fly processing is limited only by the size of the FPGA
- Useful as a “Second Chance” DP stage

# PFB size estimates:

# CPU Only

		T						
		Taps/Channel						
		1	2	4	8	16	32	64
M Channels	2					5	11	21
	4					11	21	43
	8				8	16	32	64
	16				11	21	43	
	32				13	27	54	
	64				16	32	64	
	128				19	38		
	256				21	43		
	512				24	48		
	1024				27	54		
	2048				30	59		
	4096				32	64		
	8192				35	70		
	16384				38			
	32768				40			
	65536				43			
131072				46				

Legend

CPU Availability Class
Real-time TBN
Real-time, DRX
Offline, Single-threaded, 1:1
Offline, Multi-threaded, 1:1
Worse than 1:1

Red line indicates approximate upper limit of Real Time PFB implementation

# PFB size estimates: FPGA add-in

		T											
		Taps/Channel											
		2	4	8	16	32	64	128	256	512	1024	2048	
M Channels	2								258	515	1031		
	4								258	515	1031		
	8								387	773			
	16								258	515	1031		
	32								644				
	64								387	773			
	128								451	902			
	256								258	515	1031		
	512								290	580			
	1024								322	644			
	2048								354	709			
	4096								387	773			
	8192								419	838			
	16384								451	902			
	32768								483	966			
	65536								515	1031			
131072								548	1095				

Legend

FPGA Class Required	Approx. Price
< High end Virtex 5	\$1,800
Low end Virtex 6	\$2,793
High end Virtex 6	\$9,055
Low end Virtex 7	not available
High end Virtex 7	not available

# PFB size estimates: GPU add-in

		T										
		Taps/Channel										
		2	4	8	16	32	64	128	256	512	1024	2048
M Channels	2					3%	6%	12%	25%	51%	103%	206%
	4					6%	12%	25%	51%	103%	206%	
	8					12%	25%	51%	103%	206%		
	16					25%	51%	103%	206%			
	32					51%	103%	206%				
	64					103%	206%					
	128					206%						
	256					409%						
	512					818%						
	1024					1636%						
	2048					3272%						
	4096					6544%						
	8192					13088%						
	16384					26176%						
	32768					52352%						
	65536					104704%						
131072					209408%							

Legend	
GPU Class Required	Approx. Price
GTX 9 series or better	\$50
Any nVidia 200 GPU	\$150
GT 230 or better	\$300
GTX 280 or better	\$550
Not possible with current offerings	N/A




# Concluding Remarks

- Current LWA observation data flow
  - limits system availability
  - poses a tedious data management issue for both UNM and operator
- SW only option
  - \$0 additional cost
  - ~5% additional power usage
  - Significantly limited processing capability (limited by DR)
- FPGA add-in option
  - \$2000 or more additional cost
  - ~5% additional power usage
  - Extensive processing capability (limited by FPGA, not DR)
- GPU option
  - Less than \$500 in additional HW cost
  - 20-120% additional power usage
  - Extensive processing capability (limited by GPU, not DR)

# References

1. [http://www.ece.vt.edu/swe/mypubs/110105\\_URSI\\_LWA\\_Ellingson.pdf](http://www.ece.vt.edu/swe/mypubs/110105_URSI_LWA_Ellingson.pdf)
2. <http://www.ece.vt.edu/swe/lwa/memo/lwa0177a.pdf>
3. [http://www.xilinx.com/support/documentation/data\\_sheets/ds202.pdf](http://www.xilinx.com/support/documentation/data_sheets/ds202.pdf)
4. [http://www.xilinx.com/support/documentation/data\\_sheets/ds100.pdf](http://www.xilinx.com/support/documentation/data_sheets/ds100.pdf)
5. <http://press.xilinx.com/phoenix.zhtml?c=212763&p=irol-newsArticle&ID=1107663&highlight>
6. <http://h10025.www1.hp.com/ewfrf/wc/document?docname=c01901210&lc=en&dlc=en&cc=us&lang=en&product=4242509&key=null&site=null#N342>
7. <http://support.dell.com/support/edocs/systems/435mt/en/SG/P368KA00MR.pdf>
8. <http://www.dell.com/us/business/p/precision-t1500/pd>
9. [http://www.xilinx.com/images/boards/ml505/ml505\\_front.jpg](http://www.xilinx.com/images/boards/ml505/ml505_front.jpg)
10. [http://www.xilinx.com/support/documentation/boards\\_and\\_kits/ug534.pdf](http://www.xilinx.com/support/documentation/boards_and_kits/ug534.pdf)
11. [http://www.xilinx.com/support/documentation/white\\_papers/wp387\\_TeraFLOPs\\_Performance\\_and\\_HLS.pdf](http://www.xilinx.com/support/documentation/white_papers/wp387_TeraFLOPs_Performance_and_HLS.pdf)

# PFB Reference Implementation



# PFB Reference Implementation

Fundamentally  $O(M(\alpha T + \beta \log_2 M))$

T=number of filter taps

M=number of channels

Specifically: (per polarization, beam, tuning)

	PFB-FIR	PFB-FFT	PFB-INT	Totals
Complex Multiply	$2M(T)$	$\frac{M \log_2 M}{2}$	0	$\frac{M(4T + \log_2 M)}{2}$
Complex Add	$2M(T-1)$	$M \log_2 M$	M	$\frac{M(4(T-1) + 2 \log_2 M)}{2}$
Total				$\frac{M(8T + 3 \log_2 M - 4)}{2}$

Operational period =  $M/\text{SampleRate}$

GFLOPS  $\propto (T + \log_2 M)/\text{SampleRate}$

Data Rate  $\propto (\text{Integration Time})^{-1}$

For  $M$ =powers of 4, may reduce to  $O(M(\alpha T + \beta \log_4 M))$



# RFI flagging Reference Implementation

Same order of complexity as FFT or PFB less small linear component

## Additional Costs

Basic thresholding

4M complex operations

N<sup>th</sup> moment

about  $(6+N)M$  complex operations

# Data Recorder Storage Unit (DRSU)

Five disk RAID-0 array (capacity, performance)

5 TB (DRSU) or 10 TB (DRSUx2) storage capacity per unit

~10 h continuous recording @ 112 MiB/s per DRSU

~20 h continuous recording @ 112 MiB/s per DRSUx2


DRSU switching time: ~30-60 s

Custom file system


Overcomes performance limitations of ext2, etc.

Flat hierarchy

1023 files max (customizable)





# LWAFS



LWAFS

EXT2



■ Meta-data   ■ File 1   ■ File 2   ■ File 3   ■ File 4   ■ File 5

# Data Recorder PC (DRPC)

C.O.T.S. (PC + NIC + eSATA + Storage)

Intel Core i7 CPU


6-12 GiB DDR3 SDRAM

Myricom 10 GbE base CX4

LaCie PCI-E 1x 2-port eSATA



Dell Studio XPS, Dell Precision T1500, or HP HPE-390t





# DRPC Expansion Options

## **Prototype + DR1** (Dell Studio XPS 435mt)

One PCI-E 1x slot, Three internal SATA-II, Eight USB

## **DR2-DR5** (Dell Precision T1500) \*pictured below

One 32-bit 33MHz PCI slot, Two internal SATA-II, Ten USB

## **Future DRs** (HP HPE-590t)

One PCI-E 16x slot, Two internal SATA-II, Five USB




# Data Recorder Operating Software (DROS)

Single, monolithic executable



only multi-threading is in POSIX AIO lib

Monitor and Control System as per MCS Common ICD




# DROS Extension Points


accessible “taps” in internal data path



# Default Pipeline



# DSP Pipeline



# Real-time Processing Feasibility

- IOPS
  - DRX ~ 21k IOPS
  - TBW ~ 84k IOPS
  - TBN ~ 112k IOPS